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Abstract. This paper represents a channel length ratio optimization at a different high logic level voltage for 6-Silicon 
Nanowire Transistors (SiNWT) SRAM cell. This study is the first to demonstrate an optimized length ratio of 
nanowires with different Vdd of nano-scale SiNWT based SRAM cell. Noise margins (NM) and inflection voltage 
(Vinf) of transfer characteristics are used as limiting factors in this optimization. Results indicate that optimization 
depends on both length ratios of nanowires and logic voltage level (Vdd), and increasing of high logic voltage level of 







D Diameter of nanowire, m 
L Length of nanowire, m 
NMH Noise margin high, V 
NML Noise margin low, V 
Vdd High level logic voltage, V 
Vinf Inflection voltage,  
Abbreviations 
BL Bit line 
CMOS Complementary Metal Oxide Semiconductor 
MuGFET Multi Gate Field Effect  
NMOS N type Metal Oxide Semiconductor 
NW Nano Wire 
PUL Pull-up left transistors  
PUR Pull-up right transistors 
PDL Pull-down left transistors  
PDR Pull-down right transistors  
PGL Pass-gate left transistors  
PGR Pass-gate right transistors 
PMOS P type Metal Oxide Semiconductor 
SiNWT Silicon Nano Wire Transistor 
WL Word-line 
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FIGURE 7. NMH, NML and Vinf curves with (Ln/Lp) at Vdd = 3 V.
 
Depending on results for length ratio optimization in figures (2) to (7), and according to Fig 8, optimization point 
will happen at the lower value of length ratio  Ln/Lp by increasing Vdd from 1V to 3V, and this also will tend to 
decrease the inflection current and power consumption in SRAM. But increasing of length ratio will increase Ln and 
this will increase the size of the device, Under this optimization in length, the fabrication of SRAM using nanowires 
transistors must use Vdd (2V to 3V) to produce SRAM lower inflection currents and then with lower power 





FIGURE 8. Optimized Ln/Lp by increasing Vdd from 1V to 3V. 
CONCLUSION  
The effect of the nanowires length ratio of silicon nanowire transistors in SRAM with different logic levels was 
studied in this paper. The limiting factors of this optimization were noise margins and inflection voltage of transfer 
characteristics. Results indicate that optimization depends on both nanowires ratio length and high-level digital 
voltage (Vdd). And increasing of logic voltage level from 1V to 3V tends to decrease in the optimization length ratio 
of nanowires for transistors from very high nanowire length ratio to 10, with decreasing the current. The fabrication 
of SRAM using nanowires transistors must use Vdd (2.5V or 3V) to produce SRAM with lower dimensions and 
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